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Abstract
Supporting a great diversity of multi-rate H-matrices for multiple communication protocols requires a large amount
of non-volatile memory, which may consume a large silicon area or logic elements and constrain the
implementation of an overall decoder. Therefore, schemes for memory reduction are necessary to make the parity-
check storage more compact. This study proposes a specific set of quasi-cyclic low-density parity-check (LDPC)
(QC-LDPC) codes which can transfer a traditional two-dimensional (2-D) parity-check matrix (H-matrix) into a one-
dimensional (1-D) memory space. Compared to the existing schemes, the proposed codes and memory reduction
scheme do achieve significant reduction rates. Within a fixed memory space, many more H-matrices for diverse
communication protocols can be saved via the proposed QC-LDPC codes, which are well constructed from
modified Welch-Costas sequences. Furthermore, relatively good error performances, which outperform computer-
generated random LDPC codes and Sridhara-Fuja-Tanner codes, are also shown in our simulation results.
Consequently, we conclude that the proposed QC-LDPC codes can enlarge the capacity for saving much more
low-BER (bit error rate) H-matrices within a fixed memory space.
1. Introduction
Low-density parity-check (LDPC) codes were first intro-
duced by Gallager in 1962, but they were rarely used since
implementing them in hardware was impractical in the
1960s. The value of LDPC codes was rediscovered by
Mackay and Neal in 1996 [1]. Since then, LDPC codes
have gained a lot of attention due to their excellent error
correction capability. A binary (j, k)-regular LDPC code is
defined as the null space of a sparse parity-check matrix H
over GF(2) and satisfies the following properties: (1) each
column has weight j; (2) each row has weight k; (3) no two
rows (or two columns) have more than one 1-component
in common; (4) both j and k are much smaller than the
code length.
Most methods for designing good LDPC codes are based
on random constructions, but the lack of structure makes
the encoding process complicated. Furthermore, the non-
volatile memory required to store the parity-check matrices
may be prohibitive in practical applications.
Nowadays, some wireless devices are designed to be
both tiny and capable of supporting multiple communi-
cation functions, such as WLAN [2,3], 3G, DVB-S2 [4],
CMMB [5], etc. Therefore, a great diversity of LDPC
codes is employed for the demand of error corrections.
Compared to overall decoders, the storage for multiple
LDPC H-matrices is very area consuming. Therefore,
memory reduction schemes are necessary for reducing
the memory requirements as much as possible. quasi-
cyclic LDPC (QC-LDPC) codes are always employed for
this purpose since even trivial approaches can achieve
huge gains in memory reduction.
There are two primary types of parity-check matrices of
LDPC codes: the pseudorandom matrix [6] and the quasi-
cyclic matrix [7,8]. The latter, whose encoding complexity
is directly proportional to the code length, is widely
applied in consumer electronics. Several classes of QC-
LDPC codes [8-10] have been proposed. Such codes can
achieve good error performance comparable with compu-
ter-generated random LDPC codes. However, in terms of
implementation aspects, QC-LDPC codes for multi-rate
communication sessions and diverse communication
protocols need to be stored concurrently. As indicated in
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[6], directly employing the lookup tables for saving multi-
ple H-matrices is always prohibitive.
The motivation of this study is to propose a specific set
of QC-LDPC codes with extremely low memory require-
ments. To achieve this goal, we introduce properly con-
structed QC-LDPC codes which can be classified as a
specific set of formerly proposed modified Welch-Costas
(MWC-OCS) codes [11]. These LDPC codes are con-
structed by multilevel sequences [8,12,13] with the prop-
erty that any two different rows have at most one element
in common. Based on our proposed 2-D to 1-D memory
space mapping, each code in the specific set can achieve a
huge reduction rate due to its particular structure.
Some studies related to HROM storage are shown in
Table 1, in which critical implementation issues for
LDPC codes are presented:
(1) As indicated in [14], the unreduced HROM is defi-
nitely area-consuming. In fact, it may occupy 60% area of
the overall decoder. Therefore, reduction schemes are
necessary for degrading the memory demand.
(2) The reduction impact is still unobvious in some
LDPC codes with irregular structures. Possible approaches
have been applied in [15].
(3) From [5], some code structures can massively be
reduced to merely 8.5% of the overall area. This achieve-
ment is meaningful, especially when the target device is
specified. For example, after optimization, this decoder
can easily fit an ALTERA EP2S15F484C3 FPGA (250 K
gates), and hence the search for a larger or more expen-
sive device is no longer necessary.
(4) The study [2] indicates that supporting multiple
H-matrices will increase the memory demand. Although
the required non-volatile memory has been optimized as
a [324 × 48] low-power ROM (60 K gates), it still con-
sumes a large portion of the hardware resource.
To address the critical issues mentioned above, we pro-
pose extremely compact codes to significantly reduce a
single H-matrix storage. Moreover, a reduction scheme via
data mapping and the proposed codes are also demon-
strated to further degrade the memory demand for multi-
rate H-matrices storage. Both of the proposed codes and
the further reduction scheme can achieve huge reduction
rates. Compared to existing approaches, this study can
squeeze many more H-matrices within a fixed memory
space.
This article is organized as follows. In the introduction
section, we highlighted the need for HROM reduction and
clarify the motivation of our approach. In Section 2, we
explain how a QC-LDPC parity-check matrix is character-
ized by merely storing the shift values of its identity sub-
matrices for memory efficiency. Our similar codes with
extremely low memory requirements for CMMB, WLAN,
and WIMAX are introduced in Section 3. The proposed
MWC-OCS LDPC block codes and their 1-D memory
space mapping are introduced in Sections 4 and 5. In Sec-
tion 6, a design example demonstrates how multi-rate H-
matrices storage can be further reduced. For a tiny device
designed to support more H-matrices for diverse commu-
nication protocols, this example should not be considered
negligible. Finally, we offer conclusions in Section 7.
2. QC-LDPC block codes storage
For QC-LDPC codes, storing H [2] involves saving the
shift values of identity sub-matrices and their column
positions. The column positions can easily be generated by
an address generator unit (AGU) [5]. As for the storage of
shift values, it requires a 2-D matrix which can only be
carried out by a non-volatile memory space. Non-volatile
memory severely consumes the logic elements. Properly
constructed LDPC codes require less non-volatile memory
and can make the hardware resource available for decoder
improvements or more H-matrices storage.
The content stored in the non-volatile memory is used
for generating actual addresses which point to soft mes-
sages stored in the volatile memory (RAM). An actual
address can easily be determined by adding an offset
address to the base address. A decoder retrieves a soft
message by accessing the RAM via an actual memory
address. The number of addresses required to retrieve all
the content of message RAM equals to the number of 1-
components in the H-matrix. Each 1-component in H
represents a RAM address. All the RAM addresses needed
for the decoder to obtain the soft messages are stored in
the non-volatile memory. Without optimization, the size
of this non-volatile memory is equal to Z × U bits, where
Z is the address width (Z ≧ log2N) [5], and U is the total
number of 1-components in an H-matrix with code length
N. In QC-LDPC block codes, the non-volatile memory for
recording the RAM addresses can be replaced by a
reduced 2-D Y-matrix, in which only shift values are
Table 1 The area-consuming feature of the HROM
Works HROM reduction HROM (gates) Overall decoder (gates) HROM/decoder ratio (%) HROM/EP2S15F484C3 ratio (%)
[14] No 1180 K 1940 K 60.8 472
[15] Yes 367 K 837 K 43.8 147
[5] No N.A 294 K N.A > 100
Yes 7 K 82 K 8.5 2.8
[2] Yes 60 K N.A N.A 24
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stored. With the content of Y and an AGU [5], the original
memory space can effectively be reduced. This section
shows how an H-matrix of a QC-LDPC code can be com-
pactly stored and how actual addresses can be determined
by an AGU.
2.1. Non-zero elements in hardware implementation
In terms of hardware implementations, the position of
‘1’ in the same column of a parity-check matrix actually
represents an offset address. An actual address, which
points to a soft message stored in the volatile memory,
can be generated by the addition of an offset address
and a base address. For an N-bit codeword, the offset
addresses range between 0 and N - 1. The actual
addresses can be generated on the fly by an AGU which
spans all the required memory addresses for message
retrieval. The AGU requires only a small amount of
data which characterizes the feature of H. This required
data varies with different code structures. Chose the
smallest integer Z (Z ≧ log2N), then each non-zero ele-
ment in the H actually denotes to a Z-bit offset address
which can be used to retrieve a soft message stored in
the corresponding message memory.
2.2. Message address determination
In Figure 1, a (3, 4)-regular QC-LDPC code is composed
of 12 p × p (p = 3) sub-matrices and can be expressed as
a (12, 3, 4) QC-LDPC code with codeword length N = 12.
An offset address represented by 1r, v is located at the rth
(0 ≤ r ≤ jp-1) row of the parity check H-matrix and vth (0
≤ v ≤ k-1) column in which k circulant permutation sub-
matrices are placed. A sub-matrix located at the uth row
and vth column is cyclically shifted by yu, v positions,
where yu, v can be represented by an u × v (0 ≤ u ≤ j-1)
matrix as shown in Figure 2.
















)− p + pv;
(1)
where c = r mod p. For example, 10,1 and 15,3 in Fig-









)− 3 + 3× 3 = 9.
As a result, an offset address can easily be determined by
a simple logic as shown in Figure 3. In (1), the comparison
result of (yu, v + c) <p is obtained from a borrow bit. An
accumulator of p, instead of a multiplier, can be employed
to determine pv as the governing scanning operation
accesses addresses in a specific order, and the parameter c
is obtained by a modulo-p counter instead of a divider. All
the parameters in (1) have sizes of less than Z bits. There-
fore, the QC-LDPC block codes can be characterized by a
2-D matrix [5]Y (Y = yu, v) in which each element is a z-
bit (z ≧ log2p) data representing a shift value in the corre-
sponding identity sub-matrix.
3. Reduction factors in recent memory reduction
works
This section surveys recent studies related to the com-
pact storage of a parity-check H-matrix. As shown in
Table 2, the achievements of these studies are evaluated
by the reduction factor with respect to the requirements
Figure 1 A (12,3,4) QC-LDPC H-matrix with totally 36 addresses
to be stored. Figure 2 A reduced j × k matrix Y for H-matrix.
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of memory bits. An LDPC code is represented by its
sparse parity-check matrix of size M × N and of density
[16] defined as Ne/(M × N) [17] (Ne is the number of
ones in the H-matrix and M is equal to N-K). A direct
representation of H exploits its sparseness to record
only the non-zero column elements in each row or the
non-zero row elements in each column. Hence, N × j
[18] elements or M × k [5] elements need to be
recorded. The LDPC codes designed for the China
Mobile Multimedia Broadcasting (CMMB) [5] system
are cyclic-shifted with 36 bits every Rp row (Rp = 18 in
rate = 1/2 and Rp = 9 in rate = 3/4) and the required
memory to store all the nonzero elements is M × k × Z
(Z ≧ log2N) bits without applying an AGU. With an
AGU, the feature of H is abstracted by two matrices
(H’-matrix and I-matrix) which generate the actual
addresses on the fly. The other memory reduction
methods employ only one reduced matrix. These meth-
ods are compared with each other by a reduction factor
with reference to M × k × Z. As shown in Table 2, the
memory requirements, reduction factors, and application
examples of these methods are available.
Due to the limitation of choosing p (p is a prime), we are
not able to exactly construct the same codes with the
existing approaches. However, to make relatively fair com-
parisons, some similar codes are constructed to exploit the
memory efficiency of the proposed MWC-OCS LDPC
codes. The similar codes are defined as the codes which
have similar code lengths, the same code rates, and the
same weight k as the compared codes. In terms of the
requirement of memory bits shown in Table 3, the state-
of-the-art work [5] for CMMB reduced the H-matrices
(rate = 0.5, 0.75) to merely 1728 bits. In our similar codes,
88 and 140 bits are required, respectively, for the described
CMMB two-rate H-matrices. Since these two matrices can
be merged into one, 140 bits are required by our similar
codes, and hence a 92% (1588/1728) reduction rate is
achieved. Furthermore, compared to [2], our similar codes
(rate = 0.5) for WLAN and WMAX also achieve a reduc-
tion rate of 88%.
Table 3 and Figure 4 also show the synthesis results of
our similar codes (synthesized by Synplify Pro 7.2). The
code storage (including the cost of addressing the mem-
ories and the cost of routing the data) of our similar
codes for CMMB require 30 gates, 0.4% of 7 k gates
required in [5]. The gain (99.6%) evaluated by the gate
count is even larger than the gain (92%) estimated by
memory bits. This difference is attributed to the fact that
cost of addressing a more compact memory space is
much simpler. We also synthesized our similar codes for
WLAN and WMAX, the synthesis results show merely
71 and 83 gates are required, respectively. As for this
Figure 3 An offset address generator.
Young et al. EURASIP Journal on Wireless Communications and Networking 2012, 2012:191
http://jwcn.eurasipjournals.com/content/2012/1/191
Page 4 of 12
Table 2 List of works related to non-volatile memory reduction for LDPC codes
Work Memory requirement Reduction factor with reference to M × k × Z Application examples
Code length Code rate Memory requirement Reduction Factor
LDPC for CMMB (all elements) [5] M × k × Z 1 9216 1/2 4608 × 6 × 14 = 387072 bits 1
9216 3/4 2304 × 12 × 14 = 387072 bits 1
LDPC for CMMB with AGU [5] H’ I (Z × Np + 2 k × Rp)/(M × k × Z) 9216 1/2 1512 + 216 = 1728 bits 4.46 × 10
-3
Z × Np 2 k × Rp 9216 3/4 1512 + 216 = 1728 bits 4.46 × 10
-3
Regular HC-LDPC [17] (Ne/Np) × log2Ne [log2(M × k)/Z] × (1/Np) 4128 1/2 (2064 × 6/18) × 14 = 9632 bits 5.98 × 10
-2
TS-LDPC [18] (j-1) × (k-1) × z [(j-1) × (k-1)/(M × k)] × (z/Z) 6084 3/4 3 × 15 × 9 = 405 bits 1.7 × 10-3
LDPC for WLAN [2] N.A. N.A. 1944 1/2 24 × 12 × 7 = 2151 bits 2.78 × 10-2
LDPC for WIMAX [2] 2304 1/2 24 × 12 × 7 = 2151 bits 2.34 × 10-2
Proposed 1-D MWC-OCS LDPC (j + k-1) × z [(j + k-1)/(M × k)] × (z/Z) 9186 (p = 1531) 1/2 (6 + 3-1) × 11 = 88 bits 2.3 × 10-4
9228 (p = 769) 3/4 (12 + 3 - 1) × 10 = 140 bits 3.6 × 10-4
Similar codes for CMMB
1992 (p = 83) 1/2 (24 + 12) × 7 = 252 bits 9.6 × 10-4
2328 (p = 97) 1/2 (24 + 12) × 7 = 252 bits 7.5 × 10-4
























part, the gate count consumed by a rate = 0.5 H-matrix is
not available in [2].
Compared to the existing approaches, many more H-
matrices constructed by our approach for diverse com-
munication protocols can be supported within a fixed
non-volatile memory space. The extremely low memory
requirements of the proposed codes are achieved by a
2-D to 1-D memory space mapping. Consequently, the j
× k × Z bits required by a traditional 2-D storage for
QC-LDPC codes can be reduced to (j + k-1) × z bits,
where z is the smallest integer satisfying z ≥ log2p.
4. Methods to Construct memory-efficient MWC-
OCS LDPC codes
A cycle in a Tanner graph is a sequence of connected
vertices that starts and ends at the same vertex in the
Table 3 Synthesis results of the code storage for the similar codes of CMMB, WLAN, and WMAX
Works Number of bits Number of gates
CMMB (rate = 1/2,3/4) [5] 1728 7 k
This work (similar code) 140 30
Gain 92% 99.6%
WLAN (rate = 1/2) [2] 2151 N.A.
This work (similar code) 252 71
Gain 88% N.A.
WMAX (rate = 1/2) [2] 2151 N.A.
This work (similar code) 252 88
Gain 88% N.A.
Figure 4 Synthesis result of code storage of the similar codes for CMMB, WLAN, and WMAX.
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graph, and which contains other vertices no more than
once. To upgrade the performance of LDPC codes, it is
necessary to avoid 4-cycles, which is the shortest possi-
ble length for a Tanner graph. The girth of an LDPC
code is the length of the smallest cycle. Since cycles of
short length may degrade the performance of LDPC
codes, it is necessary to ensure that the Tanner graph of
the LDPC codes is free of cycles with lengths of 4 and
hence have girths of at least 6 [13]. In Section 4.1, we
introduce how to construct the proposed memory-effi-
cient QC-LDPC codes and prove that no 4-cycles are
present. The construction examples and the simulation
results are shown at the last two subsections.
4.1. Construction procedure
In this section, we propose a method for constructing
the QC-LDPC codes with memory reduction. For clarity
of exposition, the MWC-OCS LDPC codes [11] are used
as an exemplification. However, for the application of
the proposed memory-efficient scheme, only the cyclic
parts of the MWC sequences are adopted in the con-
struction procedure.
An element from GF(p) in a j × k preliminary matrix Y
can be represented as yu, v, where the (u, v)th element of
Y can be calculated by Equation (2) with the correspond-
ing values of au and bv, for fixed parameters  and a.
yu,v = αβ(au+bv) + ϕ, (2)
where 0 ≤ u ≤ j-1, 0 ≤ v ≤ k-1.
For memory efficiency, two specific sequences {a0,
a1,..., aj-1} and {b0, b1,..., bk-1} are constructed by the fol-
lowing procedure.
-First, choose basic parameters j, k, and p (p is a
prime) where the j, k Î integer.
-Second, choose initial values a0, b0, and grid size f
where 0 ≤ am (= a0 + mf) ≤ p-2 for m = 0, 1,..., j-1, 1 ≤ bn
(= b0 + nf) ≤ p-1 for n = 0, 1,..., k-1, and f Î {1, 2,..., p-1}.
-Third, substitute am = a0 + mf and bn = b0 + nf into
(2). Note that ai ≠ aj and bi ≠ bj if i ≠ j. where a Î {1,
2,..., p-1},  Î {0, 1,..., p-1}, and b is the primitive ele-
ment of GF(p). Then the following equation is obtained:
ym,n = αβ [(a0+mf )+(b0+nf )] + ϕ (3)
The proposed parity check matrix H, which reduces
the non-volatile memory demand, can be represented by





I(y0,0) I(y0,1) · · · I(y0,k−1)





I(yj−1,0) I(yj−1,1) · · · I(yj−1,k−1)
⎤
⎥⎥⎥⎦ (4)
where I(x) is a p × p identity sub-matrix with rows cycli-
cally shifted to the right by x positions. For example, I(1)




0 1 0 · · · 0
0 0 1 · · · 0









Hence, the resulting H, which has j ones in each column
and k ones in each row, represents a (j, k)-regular LDPC
code (this LDPC code is also an [N, K] regular LDPC
code, where N (= kp) is the block length of the MWC-
OCS LDPC code and K is the number of message bits).
The size of the parity-check matrix H is jp × kp. Due to
the linear dependence among the rows of H, it has a code
rate of r = K/N ≥ 1-(j/k). Actually, since the summation of
the p rows of the Jth sub-matrices [I(yJ,0) I(yJ,1)...I(yJ, k-1)]
(0 ≤ J ≤ j-1) in (4) are equal to an all-1 vector, there are at
least j-1 dependent rows in H. Therefore, the Tanner
graph of the resulting LDPC codes is free of cycles with
lengths of 4 and hence has a girth of at least 6.
Based on (3), if two sequences am and bn are both
ordered incrementally or decrementally by f, an element
ys, t will be equal to ym, n, as s + t is equal to m + n in
the preliminary matrix Y. In (6), we also verify that if
am and bn are ordered in an opposite direction to each
other, an element ys, t is still equal to ym, n when s-t =
m-n. Note that m ≠ s, n ≠ t.
ys,t = αβ{ [a0+s(+f )]+[b0+ t(−f )]} + ϕ
= αβ [a0+b0+( s− t )f ] + ϕ
= αβ [a0+b0+(m−n)f ] + ϕ




According to (3) and (6), two construction examples are
shown as follows. The initial values chosen for the
required sequences can be different.
Example A: A [155, 64] MWC-OCS LDPC code (p =
31)
Let j = 3, k = 5, f = 3. We select {a0, a1, a2} = {0, 3, 6}
and {b0, b1, b2, b3, b4} = {1, 4, 7, 10, 13}. By using (3)
and (4) with fixed parameter a = 1,  = 0, we can form




I(3) I(19) I(17) I(25) I(24)
I(19) I(17) I(25) I(24) I(28)
I(17) I(25) I(24) I(28) I(12)
⎤
⎦
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In Example A, two sequences are both ordered increas-
ingly, and the resulting H-matrix shows the same shift
values in the identity sub-matrices from the lower left to
the upper right.
Example B: We select {a0, a1, a2} = {0, 3, 6} and {b0,
b1, b2, b3, b4} = {13, 10, 7, 4, 1}, and then the following




I(24) I(25) I(17) I(19) I(3)
I(28) I(24) I(25) I(17) I(19)
I(12) I(28) I(24) I(25) I(17)
⎤
⎦
Example B shows that a memory-efficient LDPC codes
also can be constructed by two sequences ordered in the
opposite direction of each other. The H-matrix is con-
structed by am = {a0, a0+f, a0+2f,..., a0+(j-1)f} and bn = {b0,
b0-f, b0-2f,..., b0-(k-1)f}. The resulting H-matrix shows the
same shift values in the identity sub-matrices from the
upper left to the lower right. Each resulting H-matrix
shown in Examples A and B is a 93 × 155 matrix and
describes a (3, 5)-regular LDPC code with rate = 64/155 ≈
0.4129 (by using Gaussian elimination, we know that H
has a rank of 91).
5. 2-D to 1-D mapping and simulation results of
memory-efficient MWC-OCS LDPC codes
Due to the memory-efficient property mentioned in Sec-
tion 4, the corresponding parity-check H matrices of the
proposed MWC-OCS LDPC block exploit superior regu-
larity. This regular code structure enables a mapping of a
2-D matrix into a compact 1-D memory space. As shown
in Figure 5, the H-matrix in Example A is mapped from a
2-D yu, v matrix into a 1-D memory space yw. As a result,
the required memory can be reduced from j × k × z bits to
(j + k-1) × z bits, where w = u + v. The H-matrix in Exam-
ple B is constructed by two sequences ordered in opposite
directions of each other. In memory indices transforma-
tions, as shown in Figure 6, a 2-D yu, v matrix in Example
B is mapped into a 1-D memory space yw, where w = v - u
+ (j-1). No doubt, these two H-matrices in Examples A
and B exhibit the same memory-efficient feature. There-
fore, the construction of memory-efficient MWC-OCS
LDPC block codes can be conducted as follows:
We construct two specific sequences {a0, a1,..., aj-1}
and {b0, b1,..., bk-1}, which satisfy the conditions that 0 ≤
am (= a0 ± mf) ≤ p-2 for m = 0, 1,..., j-1, 1 ≤ bn (= b0 ±
nf) ≤ p-1 for n = 0, 1,..., k-1, f Î{1, 2,..., p-1} and p is an
odd prime. Note that ai ≠ aj and bi ≠ bj if i ≠ j. Then
the following two cases are able to construct memory-
efficient MWC-OCS LDPC codes, which can be mapped
from 2-D H-matrices into 1-D memory spaces.
Case A: Two sequences are ordered in the same direc-
tion, then the 2-D matrix yu, v is mapped into a 1-D
memory space yw, where w = u + v.
Case B: Two sequences are ordered in opposite directions
of each other, and then the 2-D matrix yu, v is mapped into
a 1-D memory space yw, where w = v - u + (j - 1).
In addition to the memory-efficient feature, the pro-
posed codes are also required to provide good error per-
formance. To show the simulation results of the error
performances which can be achieved by the memory-
efficient MWC-OCS LDPC codes, the bit error rates of
the proposed codes and the competitive codes are com-
pared via a binary phase-shift keying-modulated additive
white Gaussian noise channel with signal-to-noise ratio
Eb/N0. In all cases, the iterative sum-product algorithm
was used for decoding. The proposed (3, 5)-regular
memory-efficient MWC-OCS LDPC code in Figure 7 is
not as good as the randomly constructed LDPC codes.
It shows an error floor which may be caused by their
limited minimum distance (for a (j, k)-regular QC-LDPC
code, the minimum distance is at most (j+1)! [19]). This
performance loss may be attributed to the fact that we
have introduced various constraints on the set of code
parameters, which influence the performance of belief
Figure 5 One-dimension memory space for H-matrix.
Figure 6 Another one-dimension memory space for H-matrix.
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propagation decoding. To resolve this problem, several
memory-efficient MWC-OCS LPDC codes with col-
umn-weight 4 are constructed. As shown in Figure 8,
the memory-efficient MWC-OCS LDPC codes perform
slightly better than the randomly constructed LDPC
codes and Sridhara-Fuja-Tanner (SFT) codes [7]. Figure
9 depicts the performance of high-rate LDPC codes
with different constructions. The performances of rate =
0.75, (4, 16)-regular LDPC codes with two different
block lengths N = 1648 and N = 4016 are shown. It can
be seen that the proposed memory-efficient MWC-OCS
LDPC codes outperform the competitive codes under
similar code rates and moderate block lengths.
6. A further reduction for multi-rate H-matrices
storage
In this section, a design example is demonstrated to
show how a further reduction can be achieved after 1-D
memory space mapping. As we have mentioned, all pos-
sible schemes for further reduction are meaningful as
long as they can achieve significant gains, especially
when the hardware resource is constrained and the
demand for diverse H-matrices increases.
Four diverse H-matrices, which provide comparable
error performances in Figures 8 and 9, are compactly
saved by the proposed memory reduction scheme. In
Figure 10, the four H-matrices are represented by the
shift values of the corresponding identity sub-matrices.
For example, the element ‘27’ represents an identity
sub-matrix I(27) with its shift value parenthesized. The
corresponding shift value for each identity sub-matrix is
generated via Equation (3) using ‘3’ as a primitive
element.
6.1. Preprocess of the elements in 1-D memory spaces
The memory requirement for four H-matrices is
reduced to 483 bits after 1-D space mapping. To save
several H-matrices in multi-rate communications, a
further reduction can be achieved by merging the same
shift values with the same memory indices into one
before synthesis. That is, except for the 1-D memory
space mapping mentioned in Section 5, if the over-
lapped elements in diverse H-matrices can be prepro-
cessed, a better optimization can be achieved in our
synthesis result. In Figure 11, each H-matrix has been
mapped into a 1-D memory space. We find that these
1-D memory spaces have the same elements in specific
Figure 7 Performance of (3, 5)-regular LDPC codes.
Figure 8 Performance of (4, 8)-regular LDPC codes. Figure 9 Performance of (4, 16)-regular LDPC codes.
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memory indices. The required memory can be more
compact after all the overlapped elements are merged
into one.
6.2. Design architecture
The architecture of the design example is shown in Figure
12. An H-register, employed for saving a specific H-matrix
selected from the four H-matrices, prevents accessing of
the non-volatile memory frequently during the communi-
cation time. Therefore, the implementation can be divided
into two parts, namely non-volatile storage and volatile
storage. In Figure 12, the non-volatile part is implemented
by sticking the inputs of the 4-input multiplexer to logic
high or logic low, instead of using a real ROM block.
Before a session of communication commences, the input
signal H_select selects a specific 1-D memory space and
loads its content into an H-register. During communica-
tion, only the H-register needs to be accessed to determine
the message addresses, and the non-volatile memory
access is thus prevented. In a session of communication,
all the shift values can be spanned through the content of
the H-register. As shown in Table 4, four diverse H-
matrices which provide relatively good error performances
are included in the H-library. Since only one H-matrix is
required for error correction in a specific session of com-
munication, it is not necessary for all the four H-matrices
to be loaded once at a time.
6.3. Synthesis results
Before synthesizing the design example, by applying the
proposed 2-D to 1-D memory space mapping scheme, the
total non-volatile memory demand is reduced to 483 bits,
and the corresponding reduction factor is only 6.94 × 10-4.
A further optimization is achieved by a reduction factor of
5.02 × 10-4 after preprocessing the overlapped elements
before synthesis. The synthesis report in the last line of
Table 4 shows that addressing the memories and routing
the data require 13 gates, 152 memory-less and gate-free
output pads, and a 16-DFF H-register which spans all the
shift values. The schematic view of the synthesis result is
also shown in Figure 12. During a communication session,
all the shift values of a specific H can be retrieved through
the 152-bit extended output pads. These pads send out
fixed logic levels mixed with the output of the H-register.
Therefore, in a session of communication, only the 152-bit
(maximum size of the four 1-D memory spaces) output
data spanned by the H-register is accessed for fast retrieval
of the shift values. The non-volatile part will not be
accessed until a new session of communication using
another H-matrix begins.
7. Conclusion
Memory-efficient MWC-OCS LDPC codes were pro-
posed to reduce the non-volatile memory demand for
Figure 10 Four diverse H-matrices for a design example.
Figure 11 Preprocess of the same shift values.
Figure 12 A design example and the schematic view of its
synthesis result.
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H-matrix storage. The described similar codes outper-
form other recent approaches with huge memory-reduc-
tion rates. Compared to CMMB and WIMAX/WLAN,
our similar codes have, respectively, achieved 92 and
88% reduction rates in terms of the requirement of
memory bits. In the synthesis result of our similar code
storage for CMMB, the gain (99.6%) evaluated by gate
count is even larger than the gain (92%) estimated by
memory bits. In addition, the proposed codes also show
relatively good error performances comparable with
competitive codes in column-weight 4 constructions.
Furthermore, a design example was also synthesized to
be every compact for multi-rate H-matrices storage. In
implementing wireless applications for multiple commu-
nication protocols within a fixed size of memory space,
our approach is of good worth. As we have mentioned,
even when the huge gain achieved is only a small frac-
tion of the overall decoder, it cannot be considered neg-
ligible as the demand for diverse H-matrices storage of
multiple communication protocols increases. Especially,
for a tiny device with a very limited size of memory
space, applying the proposed approach can enhance the
capability for supporting many more error correction
functions.
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